



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/737,124	12/17/2003	Young-Doug Kim	8947-000074/US	5936
30593	7590	05/01/2008	EXAMINER	
HARNES, DICKEY & PIERCE, P.L.C.			DANG, KHANH	
P.O. BOX 8910			ART UNIT	PAPER NUMBER
RESTON, VA 20195			2111	
			MAIL DATE	DELIVERY MODE
			05/01/2008	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.



## DETAILED ACTION

### *Drawings*

Applicants' RCE filed 2/25/2008 to continue prosecution of this application is acknowledged.

### ***Claim Rejections - 35 USC § 112***

Claims 1-42 rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Specifically, the new language "the transaction information includes ... requesting master unit" (claim 1) does not have any support from the originally filed specification. Paragraphs [0036] and [0038] do not disclose that the transaction information from the requesting master includes information on at least one target slave unit, and the arbiter uses the information of the target slave unit to determine priority of bus ownership. Paragraphs [0036] and [0038] are reproduced below for ease of reference and convenience.

[0036] Figure 9 illustrates an exemplary timing diagram in accordance with the present invention. As illustrated in Figure 9, the master is able to send information early because the arbiter permits early sending via the pseudo grant signal. The arbiter may request the slave to prepare for data transfer via the RAS1 and CAS1 signals because the arbiter can receive the information of the target slave early

Art Unit: 2111

[0038] Figure 11 illustrates a flow chart in accordance with an exemplary embodiment of the present invention. As shown at step 310, the arbiter determines whether at least one master is requesting bus access. If not, the arbiter stays in a holding loop. If yes, the arbiter sends an HGRANT signal to all requesting master units at step S320. At step S330, the arbiter receives drive information from all requesting master units. At step 340, based on the bus drive information and the status information of the target slave, a particular master is selected by the arbiter.

It is clear from the originally filed specification and particularly paragraph [0038] that the "status information of the target device" is not sent to the arbiter by the requesting master. Further, it is also clear that the arbiter does not employ the "status information of the target slave" to determine priority of bus ownership.

Paragraph [0007], cited by Applicants is not directed to Applicants' invention. Paragraph [0007] is description of prior art. Paragraph [0007] is reproduced below.

[0007] Other conventional devices include having a master generate a cycle type signal at the same time as a request. The cycle type signal indicates the specific target resource (slave) to be accessed and whether the target is to be read or written.

Art Unit: 2111

Based on the cycle type signal and the related target resource information, the arbiter determines the priority of bus ownership. In this manner, a target slave retry cycle is avoided and bus bandwidth and overall system performance may be improved. However, additional pins are required to implement the cycle type signal and because the request to the target slave can not be sent in advance, the waiting time delay, such as T, still exists.

Similarly, the new language in claims 14, 19, and 26 is new matter. See discussion regarding claim 1 above.

With regard to new claims 40-42, claims 40-42 do not have any support from the specification. If Applicants disagree, Applicants are required to point to the specification by citing page and line number, and to the drawing, for support of new claims 40-42.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.


Claims 1-10, 13-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kenny.

At the outset, it is noted that the amendments (new matter) added to claims 1, 14, 19, 26 will be fully addressed under "Response to Argument."

With regard to claim 1, Kenny discloses an arbiter (arbiter 4, Fig. 1, for example) in a system (shown generally at Fig. 1) for generating a pseudo-grant signal to all requesting master units (the arbiter 4 in Kenny “assigns a virtual channel to each master/slave pair requesting the data bus for data transfer between the master module and a slave module. Each virtual channel represents a timeslice on the bus and is owned by a separate master/slave pair, thereby permitting multiple master/slave pairs to have concurrent ownership of the singular data bus” (emphasis added). In another word, the arbiter 4 grants or bus ownership bus grant to the virtual channel of every requesting master before actual arbitration, wherein “data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate ‘channel active’ signal.” It is clear that assigning concurrent ownership (bus ownership or bus grant) of a single data bus to each master by the arbiter before actual arbitration is interpreted as providing a pseudo bus grant signal by the arbiter to each master. In particular, in Kenny, a master module initializes bus access by asserting address and bus request signals on the bus 11. The arbiter 4 and the slave module detect the address and request signals asserted by the master module. The arbiter 4 then identifies the master module making the request, determines the master module's priority, and grants a virtual channel. The virtual channel granted can be arbitrarily selected by an allocation procedure. Specifically, Kenny discloses that “concurrent ownership of the data bus by multiple master/slave pairs advantageously enhances bus accessibility over conventional split-transaction bus protocols since the transactional overhead associated with bus re-acquisition protocols between a master/slave pair is

Art Unit: 2111


eliminated. Since each channel, hence each master/slave pair, has its own unique channel active signal, data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate "channel active" signal." Kenny further discloses that "FIG. 9 is a timing diagram summarizing concurrent transactions of three virtual channels of the present invention." In addition, Kenny discloses that "[a]ll concurrent virtual channel owners wait for an access grant by arbiter 4 to data bus 2. Access to data bus 3 to a particular virtual channel occurs when arbiter 4 asserts the virtual channel's active signal (e.g., CHNLA ACTIVE). Note that in Fig. 9, because the priority of each requesting master (CPU, PCI Controller, Graphics Controller) is not pre-assigned, the arbiter 4 must resolve the priority between requesting masters, and grants virtual channels A, B, C to each requesting master based on priority of each requesting master, by asserting signal GNT CHLNA, signal GNTCHLNB, and signal GNTCHLNC, at times t1, t3, and t5. Fig. 9 is reproduced below:



Kenny also discloses that the arbiter receives transaction information from all requesting master units in response to the pseudo-grant signals (after asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal from each of the requesting master).

Although Kenny clearly disclose that pseudo-grant signals are generated to all the requesting masters. Kenny, as discussed above regarding Fig. 9, does not particularly disclose that the pseudo-grant signals begin at the same time, as claimed in at least Applicants' claim 1, and shown in Fig. 6, which is reproduced below:

Fig. 6



Note that in Fig. 6 above, the pseudo-grant signals HGRANT1 and HGRANT2 begin at the same time.



However, in addition to the timing for pseudo-grant signals as shown in Fig. 9 above, Kenny also disclose that “[a]lternatively, each subsystem may be configured with a fixed virtual channel with a pre-assigned priority. Pre-designating virtual channels and priorities for each module simplifies processing by eliminating allocation procedures and requiring arbiter 4 to merely match the I/O address of the requesting master module to that master module's pre-assigned virtual channel and pre-assigned priority, referencing a table stored in a register of arbiter 4 or elsewhere.” Thus, it is clear that by using pre-designating virtual channels and priorities for each module, the arbiter 4 does not have to arbitrate between requesting masters having different priority, and assign a virtual channel to a requesting master according to its priority.

Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to generate pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters beginning at the same time, because by using a fixed virtual channel with a pre-assigned priority for each of the requesting master, the arbiter 4 does not have to arbitrate between masters resulting in generating/providing pseudo-grant signals to all requesting masters at different starting time. Since pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters begin at the same time, it is clear that arbitration latency can be further reduced, and as a result, the overall performance of the entire system of Kenny is improved.

With regard to claim 2, it is clear that the arbiter 4 further performs arbitration based on the transaction information such as the pre-assigned priority received from the requesting master.

With regard to claim 3, it is clear that in Kenny, the arbiter 4 includes a master interface for interfacing with the masters (see at least Fig. 1 and description thereof) for generating the pseudo-grant signal (virtual channel grant signal GNT CHNLA) to all the requesting masters, for receiving the transaction information from all the requesting master units in response to the pseudo-grant signal (after asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal from each of the master), and for generating a ready signal (CHNLA ACTIVE, for example) to a selected one of the requesting master units. Data transaction may be performed after granting of virtual channel.

With regard to claim 4, it is clear that the arbiter 4's the master interface includes at least one generator for generating the pseudo-grant signals (GNT CHNLA) from at least one request signal (ADD/REQ) from all the requesting masters.

With regard to claim 5, it is clear that the master interface including at least one circuit for converting a target slave ready signal (CHNLA RDY) from at least one slave (also slave in Kenny) into a data transfer ready signal (CHNLA ACTIVE, for example) for a selected one of the requesting master units.

With regard to claim 6, it is clear that the ready signal (CHNLA RDY) is for data transfer.

With regard to 7, it is clear that data can only be transferred when the bus is available. In other words, the ready signal (CHNLA RDY) indeed indicates bus availability.

With regard to claim 8, it is clear that in Kenny, the arbiter including a controller interface for requesting at least one slave unit to prepare for data transfer in response to the target information (in Kenny, the target information is the address of the slave, ADD, for example) from the selected one of the requesting masters. Note that all modules as shown in Fig. 1, as in any conventional interconnected modules include respective interface for communication among modules. See also col. 5, line 28 to col. 6, line 21).

With regard to claim 9, it is clear that the controller interface is a slave controller interface which interacts with at least one slave controller of the at least one slave unit. Note that all modules as shown in Fig. 1, as in any conventional interconnected modules) include respective interface for communication among modules. See also col. 5, line 28 to col. 6, line 21).

With regard to claim 10, it is clear that slave memory 6 includes slave controller to control the slave memory.

With regard to claim 13, each driver layer 12 of each master includes registers 21, 22 and 23. Registers 21, 22, and 23 latch read, address and write data, respectively. A master or system clock FCLK (not shown), is received at terminal 24 to synchronize registers 21, 22 and 23 with timing on the bus.

With regard to claims 14-39, see discussion above, since the subject matter presented in claims 14-39 has already been addressed. With regard to claim 29, note also that it is clear from the discussion above that the steps of generating the request from the master, receiving the request and generating a virtual channel grant signal

from the arbiter 4, supplying information from the master, and preparing for data transfer constitute a first stage and completing and transferring constitute a second stage and the first and second stage occur concurrently.

With regard to claim 40, not only pre-assigned priority, but also priority scheme such as dynamic priority is disclosed.

With regard to claim 41, in Kenny, it is clear that information from the target slave is also used. It is clear that the master interface including at least one circuit for converting a target slave ready signal (CHNLA RDY) from at least one slave (also slave in Kenny) into a data transfer ready signal (CHNLA ACTIVE, for example) for a selected one of the requesting master units. See at least column 5, lines 57-63; column 6, line 62 to column 8, line 60.

With regard to claims 42 and 43, see discussion regarding claim 3 above.

Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kenny as discussed above, and further in view of the following.

Kenny, as discussed above, discloses the claimed invention including the use of interface controllers for the arbiter and slave module such as the memory module 6. Kenny does not disclose the use of SDRAM (Synchronous Dynamic Random Access Memory). However, memory such as SRAM is old and well-known in the art as evidenced by the definition of SDRAM provided by Wikipedia.com. cited below. SDRAM is an improvement to standard DRAM in that it retrieves data alternately between two sets of memory. This eliminates the delay caused when one bank of addresses is shut

Art Unit: 2111

down while another is prepared for reading. It's called "Synchronous" DRAM because the memory is synchronized with the clock speed that the computer's CPU bus speed is optimized for. The faster the bus speed, the faster the SDRAM can be. In other words, SDRAM's timing is synchronized to the system clock. By running in sync to an external clock signal, SDRAM can run at the same speed as the CPU/memory bus. It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ SRAM in memory module 6 of Kenny, since the use of SDRAM is old and well-known, as evidence by the definition of SDRAM provided by Wikipedia.com. cited below, for improving latency. Note also that since the interface controller of the arbiter 4 is in direct communication with the memory slave 6 SDRAM controller, it is clear that controller interface is an SDRAM controller interface which interacts with at least one SDRAM controller of the at least one slave unit.

### ***Response to Arguments***

Applicants' arguments filed 2/25/2008 have been fully considered but they are not persuasive.

At the outset, Applicants are reminded that claims subject to examination will be given their broadest reasonable interpretation consistent with the specification. *In re Morris*, 127 F.3d 1048, 1054-55 (Fed. Cir. 1997). In fact, the "examiner has the duty of police claim language by giving it the broadest reasonable interpretation." *Springs Window Fashions LP v. Novo Industries, L.P.*, 65 USPQ2d 1862, 1830, (Fed. Cir. 2003). Applicants are also reminded that claimed subject matter not the specification, is

Art Unit: 2111

the measure of the invention. Disclosure contained in the specification cannot be read into the claims for the purpose of avoiding the prior art. *In re Sporck*, 55 CCPA 743, 386 F.2d, 155 USPQ 687 (1986).

With this in mind, the discussion will focus on how the terms and relationships thereof in the claims are met by the references. Response to any limitations that are not in the claims or any arguments that are irrelevant and/or do not relate to any specific claim language will not be warranted.

**The Kenny 103 Rejection:**

With regard to claims 1-10 and 13-19, Applicants argued that the "Examiner asserts at page 6 of the current Office Action that "with regard to claim 2, it is clear that the arbiter 4 further performs arbitration based on the transaction information such as the pre-assigned priority received from the requesting master." However, the pre-assigned priority received from the requesting master is not information on a target slave for each requesting master unit. Further, the information contained in the ADD/REQ in Kenny is not used to determine a priority of bus ownership.

Therefore, Kenny fails to disclose 'the arbiter performs arbitration based on the information on the target slave unit for each requesting master unit by using the information on the target slave unit for each requesting master unit to determine a priority of bus ownership for the requesting master units' as required by claim 1."

In response to Applicants' argument, at the outset, it is important to note that a "pseudo-grant signal" is not an actual grant signal from an arbiter. The "pseudo-grant

Art Unit: 2111

signal” is a pre-grant signal provided to each of the requesting master units. The only difference between the claimed subject matter of that of Kenny is that Kenny does not explicitly disclose that the pseudo-grant signal is provided to each requesting master unit at the same time.”

As clearly discussed above in the 103 Rejection, by using pre-designating virtual channels and priorities for each module, the arbiter 4 does not have to arbitrate between requesting masters having different priority, and assign a virtual channel to a requesting master according to its priority. However, it is important to note that arbitration must also depend from the information from the requesting master. The information from the master includes address of the target and/or priority of the target. See at least column 5, lines 5763; column 6, line 58 to column 7, line 65.

Applicants also argue that “Kenny is directed to using only pre-assigned priorities for master units or virtual channels with a pre-assigned priority. In particular, if Kenny were to not use these master units with pre-assigned priorities or virtual channels with pre-assigned priorities, the Examiner would no longer have his alleged reason for one skilled in the art to generate pseudo-grant signals to all requesting masters at the same time. To the contrary, as noted above, the Examiner asserts that it is because of these pre-assigned priorities that ‘the arbiter 4 does not have to arbitrate between masters resulting in generating/providing pseudo-grant signal to all requesting masters at different starting times.’ Accordingly, one skilled in the art would clearly not look to Kenny to find ‘the arbiter performs arbitration based on the information on the target slave unit for each requesting master unit by using the information on the target slave

Art Unit: 2111

unit for each requesting master unit to determine a priority, of bus ownership for the requesting master units" as required by claim 1."

In response to Applicants' argument, as previously discussed, since the virtual channel for each requesting master unit in Kenny has been pre-assigned using pre-assigned priority, it would have been obvious to one of ordinary skill in the art at the time the invention was made to generate pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters beginning at the same time, because each channel for a specific requesting master unit has already been pre-assigned, and therefore, the arbiter 4 does not have to arbitrate between masters resulting in generating/providing pseudo-grant signals to all requesting masters at different starting time. Since pseudo-grant signals GNT CHLNA, GNTCHLNB, and GNTCHLNC to all requesting masters begin at the same time, it is clear that arbitration latency can be further reduced, and as a result, the overall performance of the entire system of Kenny is improved.

Kenny also disclose that "[a]lternatively, each subsystem may be configured with a fixed virtual channel with a pre-assigned priority. Pre-designating virtual channels and priorities for each module simplifies processing by eliminating allocation procedures and requiring arbiter 4 to merely match the I/O address of the requesting master module to that master module's pre-assigned virtual channel and pre-assigned priority, referencing a table stored in a register of arbiter 4 or elsewhere" (emphasis added). Thus, it is clear that by using pre-designating virtual channels and priorities for each module, the arbiter 4 does not have to arbitrate between requesting masters having different priority, and



Art Unit: 2111

assign a virtual channel to a requesting master according to its priority. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to provide pre-grant signal or “pseudo-grant signal” to each requesting master unit for the purpose of reducing arbitration latency so that the overall system performance can be improved.

Further, in response to Applicants’ argument, it is important to note that arbitration must also depend from the information from the requesting master. The information from the master includes address of the target and/or priority of the target. See at least column 5, lines 5763; column 6, line 58 to column 7, line 65.

With regard to new claims 40-42, see the rejection set forth above.

### ***Contact Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh Dang whose telephone number is 571-272-3626. The examiner can normally be reached on Monday-Friday from 9:AM to 5:PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart, can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status

Art Unit: 2111

information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Khanh Dang/

Primary Examiner, Art Unit 2111